Array
(
[content] =>
[params] => Array
(
[0] => /forum/index.php?members/spqr54.16229/latest-activity
)
[addOns] => Array
(
[DL6/MLTP] => 13
[Hampel/TimeZoneDebug] => 1000070
[SV/ChangePostDate] => 2010200
[SemiWiki/Newsletter] => 1000010
[SemiWiki/WPMenu] => 1000010
[SemiWiki/XPressExtend] => 1000010
[ThemeHouse/XLink] => 1000970
[ThemeHouse/XPress] => 1010570
[XF] => 2021370
[XFI] => 1050270
)
[wordpress] => /var/www/html
)
You are currently viewing SemiWiki as a guest which gives you limited access to the site. To view blog comments and experience other SemiWiki features you must be a registered member. Registration is fast, simple, and absolutely free so please,
join our community today !
JavaScript is disabled. For a better experience, please enable JavaScript in your browser before proceeding.
You are using an out of date browser. It may not display this or other websites correctly.
You should upgrade or use an
alternative browser .
S
Doubt that it is always the case, otherwise EUV would not sell. For some layers it is clearly an economic advantage somehow.
Excellent...
Friday at 2:08 AM
S
Agreed, but definitely the number and cost of overall processing steps went down with EUV introduction at 7 and 5nm. Will that still be...
Friday at 12:04 AM
S
As for any other process, is not a matter of "best technology" but of "what does it well enough at the right cost". Then the issues are...
Apr 11, 2024
S
While it wouldn't surprise me if N3 HPC wasn't ready in time, and N3E will almost certainly not launch products until the back half of...
Mar 29, 2024
S
Every so often we have a discussion about the compactness of a new process. You know, what does it mean to be a 2nm process when...
Mar 6, 2024
S
Even if it were to be option, that option would require an entire different DTCOed process/full IP/EDA stack that would cost tens of...
Feb 26, 2024
S
Bias can be in the programming and can be in the training data set. The problem is exacerbated in Gen AI as it uses vastly larger and...
Feb 23, 2024
S
Plenty of reticle sized chips at TSMC and elsewhere, but even with TSMC defect densities -- which AFAIK are the best in the business --...
Feb 21, 2024
S
I was simply relaying what TSMC told us when we asked which process we should be targeting after N3... :)
At the IP level BPD is more...
Feb 20, 2024
S
There was actually only one 157nm tool I remember delivered: the ASML/SVG/PE Micrascan to imec. In the meantime ASML was working on the...
Feb 15, 2024
S
157nm, good all times. Intel declaring at SPIE the needs of tons of CaF2 crystals for the hundreds of steppers they were going to buy...
Feb 14, 2024
S
Competing agains NVidia on AI now is like competing with Xilinx in the past for FPGA. So much is tied in the software that either you...
Feb 12, 2024
S
A patent is worth only how much you are ready to spend to enforce it.
Is AMAT going to sue any of their customers using it without...
Feb 12, 2024
S
The cost is per layer, but not the cost of *the same* layer. Even with clever breakdown of patterns into separate elements and overlaid...
Feb 12, 2024
S
Seen from this side of the pond the TSMC fabs in US and Japan are quite different and not comparable proposition. In US the claim is for...
Feb 8, 2024