Array
(
    [content] => 
    [params] => Array
        (
            [0] => /forum/index.php?members/gauravjalan.695/about
        )

    [addOns] => Array
        (
            [DL6/MLTP] => 13
            [Hampel/TimeZoneDebug] => 1000070
            [SV/ChangePostDate] => 2010200
            [SemiWiki/Newsletter] => 1000010
            [SemiWiki/WPMenu] => 1000010
            [SemiWiki/XPressExtend] => 1000010
            [ThemeHouse/XLink] => 1000970
            [ThemeHouse/XPress] => 1010570
            [XF] => 2021270
            [XFI] => 1050270
        )

    [wordpress] => /var/www/html
)

gauravjalan

More than a decade of extensive industry experience in Functional verification of ASIC, SOC, MFR and IPs.

MANAGEMENT –
- Expert in preparing project proposals, planning and managing execution of ASIC and IP verification programs spanning RTL verification, gate level simulation & vector generation.
- Experience in working with Systems, Architecture, Design, RF, Validation & marketing teams. All projects executed across multi-sites in different time zones.
- Successfully built multiple teams with varied experience. Hired ~100 verification engineers.
- Strong experience in mentoring engineers across all levels. Have developed focused training programs.
- Exposure to working with different customers from understanding the requirements to providing complete solution (product and design services) directly contributing to revenues of the organization.
- Worked with marketing teams for business development and branding for the organization.

ENGINEERING –
- Lead verification efforts by contributing towards effective methodology development, architecting efficient test benches, planning, scheduling and tracking.
- Worked on multiple programs (ASIC/SOC/MFR/IP) from architecture to tape out. Lead & have been part of the teams delivering First Si success.
- Expert in test bench component coding, writing unit/system level test plans and test cases, test bench infrastructure development (scripting simulation/regression setup), coverage (code coverage & functional coverage), power aware verification and power estimation.
- Proficient with EDA tools and excellent analytical, programming skills (HVL, HDL & Scripting).
- Experience in new EDA tool evaluations and setup.
- Author of 3 patent pending technologies & published multiple papers & articles.

http://whatisverification.blogspot.com
Website
http://whatisverification.blogspot.com
Location
Bangalore, India
Occupation
Director Engineering @ SmartPlay Technologies
Influence Points
25

Following

Followers

Trophies

  1. 5

    Keeps coming back

    30 messages posted. You must like it here!
  2. 1

    First message

    Post a message somewhere on the site to receive this.
Top