You are currently viewing SemiWiki as a guest which gives you limited access to the site. To view blog comments and experience other SemiWiki features you must be a registered member. Registration is fast, simple, and absolutely free so please, join our community today!
You are using an out of date browser. It may not display this or other websites correctly. You should upgrade or use an alternative browser.
gauravjalan
More than a decade of extensive industry experience in Functional verification of ASIC, SOC, MFR and IPs.
MANAGEMENT –
- Expert in preparing project proposals, planning and managing execution of ASIC and IP verification programs spanning RTL verification, gate level simulation & vector generation.
- Experience in working with Systems, Architecture, Design, RF, Validation & marketing teams. All projects executed across multi-sites in different time zones.
- Successfully built multiple teams with varied experience. Hired ~100 verification engineers.
- Strong experience in mentoring engineers across all levels. Have developed focused training programs.
- Exposure to working with different customers from understanding the requirements to providing complete solution (product and design services) directly contributing to revenues of the organization.
- Worked with marketing teams for business development and branding for the organization.
ENGINEERING –
- Lead verification efforts by contributing towards effective methodology development, architecting efficient test benches, planning, scheduling and tracking.
- Worked on multiple programs (ASIC/SOC/MFR/IP) from architecture to tape out. Lead & have been part of the teams delivering First Si success.
- Expert in test bench component coding, writing unit/system level test plans and test cases, test bench infrastructure development (scripting simulation/regression setup), coverage (code coverage & functional coverage), power aware verification and power estimation.
- Proficient with EDA tools and excellent analytical, programming skills (HVL, HDL & Scripting).
- Experience in new EDA tool evaluations and setup.
- Author of 3 patent pending technologies & published multiple papers & articles.