You are currently viewing SemiWiki as a guest which gives you limited access to the site. To view blog comments and experience other SemiWiki features you must be a registered member. Registration is fast, simple, and absolutely free so please, join our community today!
For something like a 14nm FinFET node, how much notice would a fab need of a mandatory shutdown to get wafers into a safe state? And for that matter, along the line what fraction of steps could be made safe? I assume there are linked steps where there's no safe way to hit the "pause" button...