Array
(
[content] =>
[params] => Array
(
[0] => /forum/index.php?members/daraginglunatic.90191/latest-activity
)
[addOns] => Array
(
[DL6/MLTP] => 13
[Hampel/TimeZoneDebug] => 1000070
[SV/ChangePostDate] => 2010200
[SemiWiki/Newsletter] => 1000010
[SemiWiki/WPMenu] => 1000010
[SemiWiki/XPressExtend] => 1000010
[ThemeHouse/XLink] => 1000970
[ThemeHouse/XPress] => 1010570
[XF] => 2021370
[XFI] => 1050270
)
[wordpress] => /var/www/html
)
You are currently viewing SemiWiki as a guest which gives you limited access to the site. To view blog comments and experience other SemiWiki features you must be a registered member. Registration is fast, simple, and absolutely free so please,
join our community today !
JavaScript is disabled. For a better experience, please enable JavaScript in your browser before proceeding.
You are using an out of date browser. It may not display this or other websites correctly.
You should upgrade or use an
alternative browser .
DaRAGingLunatic's latest activity
D
TSMC 3nm doesn't have backside power delivery, nor does it have GAAFET transistors. Of which Arrow Lake and Lunar Lake are said to have...
Mar 28, 2024
D
I just don't buy this leak.
If compute for arrow lake is on TSCM then there won't be backside power delivery and ribbonfets. Because...
Mar 5, 2024
D
What? He plans to start his own chip company? Douche.
Jan 19, 2024