BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//SemiWiki - ECPv6.15.18//NONSGML v1.0//EN
CALSCALE:GREGORIAN
METHOD:PUBLISH
X-ORIGINAL-URL:https://semiwiki.com
X-WR-CALDESC:Events for SemiWiki
REFRESH-INTERVAL;VALUE=DURATION:PT1H
X-Robots-Tag:noindex
X-PUBLISHED-TTL:PT1H
BEGIN:VTIMEZONE
TZID:America/Los_Angeles
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:20250309T100000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:20251102T090000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:20260308T100000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:20261101T090000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:20270314T100000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:20271107T090000
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20260203T090000
DTEND;TZID=America/Los_Angeles:20260203T100000
DTSTAMP:20260412T015728
CREATED:20260114T022128Z
LAST-MODIFIED:20260114T022128Z
UID:365706-1770109200-1770112800@semiwiki.com
SUMMARY:Webinar: From C++ to Silicon: Fast\, Physically Aware\, AI-Driven Exploration with Rise Design Automation and Precision Innovations
DESCRIPTION:As hardware designs grow more complex\, architectural exploration is increasingly critical to delivering differentiated silicon. Teams frequently develop promising architectures only to discover late in the cycle that physical implementation is too costly or fails to meet key specifications. This challenge intensifies as designers integrate new accelerators — video\, audio\, ML\, or custom datapaths — rapidly expanding the search space. \nAI-based automation can help\, but only when each exploration trial provides cost metrics (area\, timing\, power) that are both fast and credible. Traditional parameter sweeps are slow. Full physical analysis is expensive. And without correlation to real implementation costs\, AI-guided exploration can simply produce the wrong answers faster. \nRise Design Automation and Precision Innovations are partnering to change this dynamic. Together\, they deliver fast\, accurate\, physically aware exploration loops — ideal for reinforcement learning\, iterative refinement\, and high-volume experimentation. \nRise Design Automation provides 10× faster High-Level Synthesis (HLS) with timing and area correlation within a few percent of downstream RTL-synthesis results. The Rise toolchain can also execute downstream tools “under the hood” and incorporate their feedback directly into HLS. Integrating Precision Innovations’ industry ready OpenROAD-based RTL→GDSII flow and OpenROAD Flow Scripts adds production-grade physical estimation with strong area and timing accuracy validated down to advanced nodes (including 2–3nm). \nCombined\, this integrated flow enables rapid exploration from high-level C++/SystemC/SystemVerilog through synthesized RTL to physically correlated PPA — supporting hundreds or thousands of trials without licensing barriers. \nThis session demonstrates how an integrated\, AI-driven architectural exploration solution from Rise Design Automation and Precision Innovations provides rapid\, actionable feedback to guide design decisions\, and how you benefit from these capabilities in your own design flow. \n\n\n\n\n\n\n\n\nWhat You’ll Learn\n\n\n\n\nIn this technical deep dive\, you’ll see how Rise Design Automation and Precision Innovations help you: \n\nRun AI-guided architectural exploration with fast\, physically grounded cost metrics\nModel and explore designs in C++\, SystemC\, or SystemVerilog and automatically generate multiple RTL variants\nUse Rise’s fast\, correlated HLS engine to accelerate exploration with credible RTL-level PPA\nLeverage Precision’s OpenROAD-based RTL→GDSII flow for production-grade physical estimation — enabling early visibility into area\, timing\, and implementation feasibility\nApply reinforcement learning and design agents to guide the search toward optimal architectures\nScale exploration across hundreds or thousands of trials without restrictive per-run licensing\n\nThis webinar highlights practical techniques to accelerate exploration\, increase confidence\, and improve architectural decisions earlier in the design process. \n\n\n\n\nLive Demonstration\n\n\n\n\nSee a complete exploration loop from high-level behavioral model through Rise Design Automation’s HLS\, through RTL synthesis\, and into Precision Innovations’ OpenROAD-based physical estimator — with AI-guided refinement driven by real PPA feedback \n\n\n\n\nWho Should Attend:\n\n\n\n\nHardware architects\, design engineers\, verification leads\, and research teams who want to: \n\nAccelerate architectural exploration for complex accelerators\nApply AI/ML or reinforcement-learning workflows to silicon design\nImprove correlation between high-level design\, RTL\, and physical estimates\nConfidently explore many architectural options without slow iteration loops\nShift verification and physical awareness earlier in the flow\nDeploy scalable exploration without restrictive per-run licensing\n\nWhether you’re adding a new accelerator to an SoC or exploring ML-driven design automation\, this session provides a practical foundation for leveraging Rise + Precision. \nREGISTER HERE
URL:https://semiwiki.com/event/webinar-from-c-to-silicon-fast-physically-aware-ai-driven-exploration-with-rise-design-automation-and-precision-innovations/
LOCATION:Virtual
ATTACH;FMTTYPE=image/png:https://semiwiki.com/wp-content/uploads/2026/01/Screenshot-2026-01-13-181938.png
END:VEVENT
END:VCALENDAR