BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//SemiWiki - ECPv6.15.18//NONSGML v1.0//EN
CALSCALE:GREGORIAN
METHOD:PUBLISH
X-ORIGINAL-URL:https://semiwiki.com
X-WR-CALDESC:Events for SemiWiki
REFRESH-INTERVAL;VALUE=DURATION:PT1H
X-Robots-Tag:noindex
X-PUBLISHED-TTL:PT1H
BEGIN:VTIMEZONE
TZID:America/Los_Angeles
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:20250309T100000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:20251102T090000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:20260308T100000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:20261101T090000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:20270314T100000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:20271107T090000
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20260127T090000
DTEND;TZID=America/Los_Angeles:20260127T100000
DTSTAMP:20260412T032356
CREATED:20251217T021629Z
LAST-MODIFIED:20251217T021629Z
UID:364770-1769504400-1769508000@semiwiki.com
SUMMARY:Webinar: Solving Timing closure challenges using Gencellicon (previously Excellicon)
DESCRIPTION:Timing closure is one of the most challenging aspects of ASIC design. While traditionally seen as a backend process\, its resolution begins at the architectural level and extends through the implementation stages. This webinar examines the key obstacles designers encounter and demonstrates how our timing closure solutions deliver comprehensive support throughout the entire design process. \nWhat you will learn \n\nThe breadth of the entire Gencellicon portfolio\nHow timing closure solutions can alleviate your design process using Siemens tools\n\nWho should attend \n\nImplementation engineers\nSoC architects\nDesign Verification teams\nTest engineers\nPower architects\nPhysical designers\n\n\n\n\nSpeaker: \n\n\n\n\nHimanshu Bhatnagar \nSenior Director\, Siemens EDA \n\n\n\nHimanshu brings over 20 years of expertise in chip design\, having developed complex SoCs across networking\, communications\, imaging\, and other domains. His extensive experience in SoC realization led to the publication of two books: Advanced ASIC Chip Synthesis\, a practical guide to synthesis and static timing analysis. Before founding Excellicon\, now Gencellicon\, Himanshu held key positions at leading semiconductor companies\, including Mindspeed Technologies\, Conexant Systems\, and ST Microelectronics. At Conexant Systems\, he oversaw global implementation efforts and played a pivotal role in establishing multiple design centers in India and China. Additionally\, Himanshu has served as an advisor to various EDA companies. \n\n\n\n\n\nREGISTER HERE
URL:https://semiwiki.com/event/webinar-solving-timing-closure-challenges-using-gencellicon-previously-excellicon/
LOCATION:Online
ATTACH;FMTTYPE=image/png:https://semiwiki.com/wp-content/uploads/2025/12/Screenshot-2025-12-16-181547.png
END:VEVENT
END:VCALENDAR