BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//SemiWiki - ECPv6.15.18//NONSGML v1.0//EN
CALSCALE:GREGORIAN
METHOD:PUBLISH
X-WR-CALNAME:SemiWiki
X-ORIGINAL-URL:https://semiwiki.com
X-WR-CALDESC:Events for SemiWiki
REFRESH-INTERVAL;VALUE=DURATION:PT1H
X-Robots-Tag:noindex
X-PUBLISHED-TTL:PT1H
BEGIN:VTIMEZONE
TZID:America/Los_Angeles
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:20250309T100000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:20251102T090000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:20260308T100000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:20261101T090000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:20270314T100000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:20271107T090000
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20260115T100000
DTEND;TZID=America/Los_Angeles:20260115T120000
DTSTAMP:20260412T032342
CREATED:20251219T204521Z
LAST-MODIFIED:20251219T204742Z
UID:364919-1768471200-1768478400@semiwiki.com
SUMMARY:Webinar: Accelerate IC Layout Parasitic Analysis with ParagonX
DESCRIPTION:We are pleased to offer two webinar sessions for your convenience. Please choose the time that best fits your schedule: \n10:00AM – 12:00PM CET (session #1 for EMEA/APAC)\n10:00AM – 12:00PM PST (session #2 for NA) \nFeatured Speakers: \n\nKopal Kulshreshtha\, Principal Product Specialist\, Synopsys\nRob Dohanyos\, Principal Product Specialist\, Synopsys\n\nIntroducing ParagonX\, a powerful tool for intelligent analysis\, debugging\, simulation\, and visualization of IC layout parasitics. It is perfect for root-cause analysis in top-level analog\, custom digital\, and mixed-signal designs. \nWhy You Should Attend: \n\nAssess and quantify the effects of layout parasitics early in the design process.\nElevate your productivity with rapid iterations that guide layout optimizations.\nSeamlessly integrate ParagonX into your analog and custom design workflow.\n\nREGISTER HERE
URL:https://semiwiki.com/event/webinar-accelerate-ic-layout-parasitic-analysis-with-paragonx/
LOCATION:Online
ATTACH;FMTTYPE=image/jpeg:https://semiwiki.com/wp-content/uploads/2025/12/SNPS4324872076-ParagonX-Banners-400x400px.jpg
END:VEVENT
END:VCALENDAR