BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//SemiWiki - ECPv6.15.18//NONSGML v1.0//EN
CALSCALE:GREGORIAN
METHOD:PUBLISH
X-WR-CALNAME:SemiWiki
X-ORIGINAL-URL:https://semiwiki.com
X-WR-CALDESC:Events for SemiWiki
REFRESH-INTERVAL;VALUE=DURATION:PT1H
X-Robots-Tag:noindex
X-PUBLISHED-TTL:PT1H
BEGIN:VTIMEZONE
TZID:America/Los_Angeles
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:20250309T100000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:20251102T090000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:20260308T100000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:20261101T090000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:20270314T100000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:20271107T090000
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20260429T070000
DTEND;TZID=America/Los_Angeles:20260429T080000
DTSTAMP:20260414T130044
CREATED:20260414T051207Z
LAST-MODIFIED:20260414T051207Z
UID:368340-1777446000-1777449600@semiwiki.com
SUMMARY:Webinar: Application-Specific Processors (ASIPs) for Physical AI
DESCRIPTION:Physical AI is increasingly popular in applications requiring real-time decision making and autonomous operation.  Different from NPUs for cloud platforms\, Physical AI processors can be made application-specific.  By jointly tuning their ISA and memory architecture to the network models required by the application\, power consumption and silicon area are drastically reduced. \nSynopsys ASIP Designer is the industry-leading tool to explore\, design\, and optimize application-specific instruction-set processors (ASIPs)\, including custom NPUs for physical AI. \nIn this Synopsys webinar\, we present the design of “SmarT”\, an ASIP with a RISC-V ISA augmented with specialized vector units for convolutions and quantization\, with 64 MACs. It supports circular gather/scatter addressing of vector data in parallel with computations. Low-overhead DMA moves data blocks from external to local memory. \nNext\, we present a multi-core RISC-V based accelerator for hyperdimensional computing\, designed with ASIP Designer by TU Munich. It applies near-memory computing (NMC) to minimize power consumption and memory bandwidth. This 5-core chip is the first university-led tape-out in Germany using TSMC 7nm technology. \nLearn about: \n\nSynopsys ASIP Designer\, the industry-leading tool to explore\, design and optimize application specific processors\nASIP Design methodologies to address challenges in jointly optimizing the memory architecture and the computational resources for Physical AI architectures\nTwo ASIP designs examples with customize memory architectures for Physical AI applications\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\nFeatured Speaker\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\nDr. Falco Munsche \nTechnical Product Marketing\, Synopsys \nFalco Munsche is the Technical Product Manager for ASIP design tools at Synopsys. Previously he worked for a total of 20 years as Application Engineer and Software Engineer of ASIP design tools for Synopsys and CoWare\, and as a Design Consultant for Synopsys. \n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\nProf. Hussam Amrouch \nTechnical University of Munich\, Germany \nHussam Amrouch is Professor heading the Chair of AI Processor Design within the Technical University of Munich (TUM). He is the head of Brain-inspired Computing at the Munich Institute of Robotics. Further\, he is the head of the Semiconductor Test and Reliability at the University of Stuttgart. He is the Academic Director of TUM Venture Labs. He is Founding Director of the Munich Advanced-Technology Center for AI Chips (MACHT-AI). \n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\nREGISTER HERE
URL:https://semiwiki.com/event/webinar-application-specific-processors-asips-for-physical-ai/
LOCATION:Online
ATTACH;FMTTYPE=image/png:https://semiwiki.com/wp-content/uploads/2026/04/Synopsys-ASIP-webinar-800x800-2.png
END:VEVENT
END:VCALENDAR