BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//SemiWiki - ECPv6.15.18//NONSGML v1.0//EN
CALSCALE:GREGORIAN
METHOD:PUBLISH
X-ORIGINAL-URL:https://semiwiki.com
X-WR-CALDESC:Events for SemiWiki
REFRESH-INTERVAL;VALUE=DURATION:PT1H
X-Robots-Tag:noindex
X-PUBLISHED-TTL:PT1H
BEGIN:VTIMEZONE
TZID:America/Los_Angeles
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:20250309T100000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:20251102T090000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:20260308T100000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:20261101T090000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:20270314T100000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:20271107T090000
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20260428T090000
DTEND;TZID=America/Los_Angeles:20260428T100000
DTSTAMP:20260410T021833
CREATED:20260410T023253Z
LAST-MODIFIED:20260410T023253Z
UID:368275-1777366800-1777370400@semiwiki.com
SUMMARY:Webinar: Marvell: Accelerating Interposer Design with Early Signal Integrity Analysis
DESCRIPTION:In this webinar\, Marvell will present how its team accelerates passive interposer routing for advanced 2.5D/3.5D multi die designs by bringing early\, physics based signal integrity feedback into each routing iteration. Rather than relying on repeated\, compute intensive 3D FEM cycles during development\, Marvell uses a Method of Moments (MoM) early SI check available within Synopsys 3DIC Compiler to evaluate routing with real parasitics and simulation data\, fast enough to support rapid iteration and safer exploration of auto routing strategies.  Marvell will also share practical correlation takeaways\, where MoM tracks FEM strongly and where additional margin and correlation work may be needed ahead of final signoff. \nWhat you’ll learn \n\nWhy traditional interposer SI signoff can become a major schedule bottleneck\nHow early SI analysis with MoM differs from FEM and where it fits best\nHow to use physics-based SI feedback during interposer routing iterations\nWhen and how to correlate early SI results with FEM for confidence and margin\nHow early SI enables faster convergence and broader design space exploration\n\n\n\n\n\nFeatured Speakers\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\nNitin Navale \nSenior Principal CAD Engineer\, Marvell \nNitin Navale currently serves as 3DIC Methodology Lead at Marvell Semiconductor. He previously worked at AMD & Xilinx for nearly 20 years\, where he contributed to CAD & Methodology across a wide range of disciplines spanning 3DIC\, Signoff\, RTL/Netlisting\, and Physical Verification. Nitin earned his BS and MS in Electrical Engineering from the University of Illinois\, Urbana-Champaign. Outside work\, he is consumed by his devotion to gaming\, strategy\, and music. \n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\nAdish Mehta \nSenior Staff Engineer\, Marvell \nAdish Mehta is a seasoned semiconductor professional specializing in EM/IR signoff\, power integrity\, and signal electromigration analysis for advanced SoC and multi-die designs. He has led the development of scalable\, hierarchical\, and in-context signoff methodologies that improve reliability and design efficiency across bleeding-edge technology nodes. Adish frequently collaborates with global design teams\, foundries\, and EDA vendors to drive innovation in power and reliability analysis\, helping deliver robust\, production-ready silicon across a variety of platforms. \n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\nREGISTER HERE
URL:https://semiwiki.com/event/webinar-marvell-accelerating-interposer-design-with-early-signal-integrity-analysis/
LOCATION:Online
ATTACH;FMTTYPE=image/webp:https://semiwiki.com/wp-content/uploads/2026/03/Synopsys-Reports-Record-Quarterly-Revenue-for-Q1-FY-2024.webp
END:VEVENT
END:VCALENDAR