BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//SemiWiki - ECPv6.16.3//NONSGML v1.0//EN
CALSCALE:GREGORIAN
METHOD:PUBLISH
X-WR-CALNAME:SemiWiki
X-ORIGINAL-URL:https://semiwiki.com
X-WR-CALDESC:Events for SemiWiki
REFRESH-INTERVAL;VALUE=DURATION:PT1H
X-Robots-Tag:noindex
X-PUBLISHED-TTL:PT1H
BEGIN:VTIMEZONE
TZID:America/Los_Angeles
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:20250309T100000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:20251102T090000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:20260308T100000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:20261101T090000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:20270314T100000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:20271107T090000
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTART;VALUE=DATE:20260315
DTEND;VALUE=DATE:20260320
DTSTAMP:20260529T194443
CREATED:20251202T192905Z
LAST-MODIFIED:20251202T192905Z
UID:364227-1773532800-1773964799@semiwiki.com
SUMMARY:OFC 2026
DESCRIPTION:Explore the Ever-Expanding Optical Networking and Communications Industry\nPlenary Session\nEsteemed industry luminaries from Coherent\, NVIDIA and Tesat-Spacecom will headline the event Tuesday\, 17 March. These distinguished speakers will explore cutting-edge technologies\, and provide invaluable insights into the evolving landscape of optical networking and communications. Learn more. \nThe Exhibition\nThe exhibition features more than 700 industry-leading companies representing the entire ecosystem of optical networking and communications. At OFC\, attendees have the opportunity to explore groundbreaking technologies\, innovative optical networking solutions\, specialty fiber products\, optical components\, devices\, systems\, test equipment and software. \nAs a global event\, OFC provides startups with the opportunity to debut while industry leaders set the pace for the future. It includes unveiling pioneering trends that will define the industry’s trajectory and offer solutions to critical global issues such as quantum networking\, artificial intelligence (AI)\, space optics and data center connectivity. View the exhibition floorplan. \nTheater Programs\nThe business of networking-focused programming provides valuable insights into current market trends and emerging technologies. Market Watch\, Network Operator Summit and the Data Center Summit offer perspectives from industry leaders and experts in the field\, highlighting the industry’s current environment and its future. View the theater program listings. \nThe Conference\nOFC’s technical conference has something for everyone. From interactive workshops to symposia\, from special sessions to tutorials. OFC offers an array of industry discussions around hot topics like generative AI and ML for optical networking\, subsea networks\, data center architectures\, space optics\, quantum communications and more. \nThere has been a notable emphasis on energy efficiency to address the escalating power consumption challenges in data centers\, particularly due to the increased capacity needs and the expansion of AI-driven applications. Look for special sessions\, workshops\,  tutorials and invited speaker discussions that explore innovative technologies such as linear drive pluggable optics (LPO)\, co-packaged optics (CPO)\, optical switching and other emerging solutions aimed at reducing power consumption in optical interfaces within the network. View the conference program listings. \nOnline Access to Content\nOFC is held in-person but offers on-demand content at the conclusion of the conference. All technical program sessions will be available on-demand to Full Conference registrants. View the OFC archives. \nFuture Dates\n07 – 11 March 2027 | Los Angeles Convention Center | Los Angeles\, California\, USA \n26 – 30 March 2028 | Los Angeles Convention Center | Los Angeles\, California\, USA \nREGISTER HERE
URL:https://semiwiki.com/event/ofc-2026-2/
LOCATION:Los Angeles Convention Center\, 1201 S Figueroa St\, Los Angeles\, 90015
ATTACH;FMTTYPE=image/png:https://semiwiki.com/wp-content/uploads/2025/12/Untitled-500-x-550-px.png
END:VEVENT
BEGIN:VEVENT
DTSTART;VALUE=DATE:20260312
DTEND;VALUE=DATE:20260313
DTSTAMP:20260529T194443
CREATED:20260205T211857Z
LAST-MODIFIED:20260205T211857Z
UID:366410-1773273600-1773359999@semiwiki.com
SUMMARY:LID Silicon Valley 2026
DESCRIPTION:Why you should attend\n\n\n\n\nStep into the future of industry at “The Semiconductor Revolution Behind AI Factories”. Hear from CEA-Leti and global experts on AI chip architectures\, 3D ICs\, optical sensing\, and silicon photonics. \n\nGain insights that could shape your company’s next big move. Don’t miss the chance to connect with the minds driving the next industrial revolution. \n\n\nREGISTER HERE
URL:https://semiwiki.com/event/lid-silicon-valley-2026/
LOCATION:SEMI World Headquarters\, 673 South Milpitas Blvd\, Milpitas\, CA\, United States
ATTACH;FMTTYPE=image/png:https://semiwiki.com/wp-content/uploads/2026/02/Screenshot-2026-02-05-131725.png
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20260311T080000
DTEND;TZID=America/Los_Angeles:20260311T090000
DTSTAMP:20260529T194443
CREATED:20260309T224642Z
LAST-MODIFIED:20260309T224642Z
UID:367313-1773216000-1773219600@semiwiki.com
SUMMARY:Webinar: Shift-Left Compute Subsystem RTL Sign-Off with Software Aware VIP
DESCRIPTION:Wednesday\, March 11 – 8:00 AM Pacific \nDesign and verification teams consistently tell us that compute subsystems require software bring up much earlier than ever before. They need UEFI and Linux to run in simulation\, they need protocol accuracy from day one\, and they need a predictable path to signoff while integration risks rise every quarter. This struggle has become a shared industry reality. \nIn this session we present a scalable methodology to accelerate the development and verification of Compute Subsystems such as Arm® Neoverse™ V3 Compute Subsystem (CSS)-based designs\, with a shift-left in simulation and signoff using Avery Protocol VIP\, CSS VIP\, Software Aware VIP\, Arm Fast Models and QEMU models. \nThis methodology helps teams reduce integration risks\, shorten turnaround time\, and gain system level confidence long before moving to emulation or prototypes. If you are a design or verification engineer\, a firmware engineer or if you manage a team building next generation compute platforms\, this is an event that will strengthen your technical path forward. \nWhat You Will Learn:  \n\nSoftware Aware Verification IP and applications.\nBlock level / Subsystem Compliance Testing with Software Aware VIP.\nFull CSS HW/FW/SW bring up and UEFI Bootup.\nAdvanced debug of Hardware/Firmware/Software.\n\nWho Should Attend: \n\nVerification Managers and Directors.\nDesign and Verification Engineers.\nFirmware/Software Engineers.\n\nProducts Covered: \n\nAvery Verification IP.\nSoftware Aware VIP.\nSystem VIP (CSS).\n\nSpeakers:\n\n\n\n\n\nLuis E. Rodriguez \nTechnical Product Manager\, Siemens EDA \n\n\n\nLuis E. Rodriguez is a Technical Product Manager at Siemens EDA. \nLuis has 17+ years of experience in SoC and IP functional verification\, specializing in developing market‑leading Verification IP. \nHe has contributed to protocol workgroups including PCIe\, CCIX\, Gen‑Z\, and CXL\, where he helped define CXL 2.0 compliance testing. \nAt Siemens\, he focuses on partnerships and solutions for Software‑Aware VIP and supports cross‑functional integration of Verification IP with Siemens EDA tools and emerging Agentic AI. \nHe holds his master’s degree in computer science from National Taiwan University. \n\n\n\n\n\n\nAmit Tanwar \nSoftware Architect\, Siemens EDA \n\n\n\nAmit Tanwar is a Software Architect at Siemens EDA. \nAmit has 18 years of experience in PCI Express and UVM/SystemVerilog‑based Verification IP development. \nHe specializes in building high‑performance\, scalable\, and software‑aware VIP solutions\, and has contributed to multiple generations of advanced verification architectures across the semiconductor industry. \n\n\n\nREGISTER HERE
URL:https://semiwiki.com/event/webinar-shift-left-compute-subsystem-rtl-sign-off-with-software-aware-vip/
LOCATION:Online
ATTACH;FMTTYPE=image/png:https://semiwiki.com/wp-content/uploads/2026/03/Screenshot-2026-03-09-154557.png
END:VEVENT
BEGIN:VEVENT
DTSTART;VALUE=DATE:20260311
DTEND;VALUE=DATE:20260313
DTSTAMP:20260529T194443
CREATED:20260107T032755Z
LAST-MODIFIED:20260220T191555Z
UID:365327-1773187200-1773359999@semiwiki.com
SUMMARY:SNUG Silicon Valley
DESCRIPTION:For more than three decades\, SNUG Silicon Valley has connected engineers\, designers\, and thought leaders with technical experts to network and share best practices for tackling design and verification challenges using Synopsys technologies. The Call for Content invites you to showcase how you are developing tomorrow’s products today with Synopsys solutions. \nThis year\, in addition to our traditional SNUG program\, we are excited to welcome Ansys users to the March 2026 event\, which will also feature topics aligned with Simulation World as part of our expanding content offerings and growing community. \nREGISTER HERE
URL:https://semiwiki.com/event/snug-silicon-valley/
LOCATION:Santa Clara Convention Center\, Santa Clara Convention Center\, 5001 Great America Pkwy\, Santa Clara\, CA\, United States
ATTACH;FMTTYPE=image/jpeg:https://semiwiki.com/wp-content/uploads/2026/01/400x400-v2.jpg
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20260310T093000
DTEND;TZID=America/Los_Angeles:20260310T160000
DTSTAMP:20260529T194443
CREATED:20260309T223026Z
LAST-MODIFIED:20260309T223026Z
UID:367308-1773135000-1773158400@semiwiki.com
SUMMARY:Silicon Chip Industry Workshop
DESCRIPTION:Join Us At The Next Silicon Chip Industry Workshop\n10 March 2026 9:30-16:00. Registration from 9am.\nPlease see our brochure for further information.  \nPlease register me for the Silicon Chip Industry Awareness Workshop: \nEmail: mail@futurehorizons.com \nTel: +44 1732 740440 \nHoliday Inn\, Kensington High Street\, Wrights Lane\, London\, W8 5SP \nAbout the Workshop\nThis one-day semiconductor workshop provides delegates with a grounding in the basic fundamentals of the Integrated Circuit industry\, its workings\, technology\, markets and importance. \nWorkshop Benefits\n\nWe guarantee you will leave the workshop with a greater understanding of the IC industry\, increasing your industry ‘know-how’ and efficiency levels\nYou will gain a comprehensive understanding of industry terminology\, enabling you to talk the industry language\nIncreased confidence levels allows you to execute day-to-day operations with finesse\nRenews enthusiasm & increases staff morale\nEmployees will have a greater understanding of supplier jargon & can negotiate better deals\nClient’s needs are successfully met resulting in repeat business and referrals\n\nFor further benefits of attending the forecast\, click here. \n“It was great! I can’t remember a seminar of a similar density”.\nEuropean Commission \nBook Your Place\nEmail \nCall: +44 1732 740440 \nPay by PayPal \nWhat Will I Learn?\nPresented in layman terms\, the one day Silicon Chip Industry Workshop provides delegates with: \n\nA grounding in the basic fundamentals of the electronics and Integrated Circuit industry\, from theory to market application.\nAn insight into the semiconductor manufacturing process\, semiconductor technology and equipment\, the industry economics and an understanding of the IT revolution and industry trends.\nA comprehensive understanding of industry terminology\, enabling you to talk the industry talk.\nTo enhance delegate understanding audience interaction is encouraged and semiconductor devices\, material samples and other visual aids are used throughout the workshop.\n\nWho Should Attend?\nThe workshop is aimed at individuals working within the semiconductor and information technology (IT) industries.  It is suitable for those looking for an introduction to the semiconductor industry\, to those with a specialist focus needing an industry overview. \nFor added convenience all our semiconductor workshops and forecast events are still available in-house\, please call +44 1732 740440 or >email  us today. \nREGISTER HERE
URL:https://semiwiki.com/event/silicon-chip-industry-workshop/
LOCATION:Holiday Inn – Kensington High Street\, Holiday Inn - Kensington High\, Wrights LaneStreet\,\, London\, W8 5SP\, United Kingdom
ATTACH;FMTTYPE=image/png:https://semiwiki.com/wp-content/uploads/2026/03/Screenshot-2026-03-09-152949.png
END:VEVENT
BEGIN:VEVENT
DTSTART;VALUE=DATE:20260310
DTEND;VALUE=DATE:20260313
DTSTAMP:20260529T194443
CREATED:20250828T050840Z
LAST-MODIFIED:20250828T050840Z
UID:361050-1773100800-1773359999@semiwiki.com
SUMMARY:embedded world 2026
DESCRIPTION:Global platform for the embedded community\nThe embedded world Exhibition&Conference provides a global platform and a place to meet for the entire embedded community\, including leading experts\, key players and industry associations. It offers unprecedented insight into the world of embedded systems\, from components and modules to operating systems\, hardware and software design\, M2M communication\, services\, and various issues related to complex system design. \nIts expertise and sharp focus on technologies\, processes and future-oriented products make it unparalleled in international comparisons – and THE must-attend event for developers\, system architects\, product managers and technical management. \n\nThe No. 1 hub for the international embedded community\n\n\n\nAs the global platform and the industry place to meet for the embedded community\, embedded world attracts the top experts\, key players and industry associations from all over the world. \nBecome part of the community and use THE industry platform to network and make valuable business contacts! \n\n\n\n\nREGISTER HERE
URL:https://semiwiki.com/event/embedded-world-2026/
LOCATION:Exhibition Centre Nuremberg\, Exhibition Centre Nuremberg\, Messezentrum 1\, Nürnberg\, 90471\, Germany
ATTACH;FMTTYPE=image/jpeg:https://semiwiki.com/wp-content/uploads/2025/08/145-embedded-world-2026.jpg
END:VEVENT
BEGIN:VEVENT
DTSTART;VALUE=DATE:20260309
DTEND;VALUE=DATE:20260313
DTSTAMP:20260529T194443
CREATED:20260107T032607Z
LAST-MODIFIED:20260107T032607Z
UID:365322-1773014400-1773359999@semiwiki.com
SUMMARY:GOMACTech 2026
DESCRIPTION:GOMACTech (Government Microcircuit Applications & Critical Technology Conference)\n“Beyond the Noise”\n\n\n\nGOMACTech was established primarily to review developments in microcircuit applications for government systems. Established in 1968\, the conference has focused on advances in systems being developed by the Department of Defense and other government agencies and has been used to announce major government microelectronics initiatives such as VHSIC and MIMIC\, and provides a forum for government reviews. \n\nREGISTER HERE
URL:https://semiwiki.com/event/gomactech-2026/
LOCATION:New Orleans Ernest N. Morial Convention Center\, New Orleans Ernest N. Morial Convention Center\, 900 Convention Center Blvd\, New Orleans\, LA\, 70130\, United States
ATTACH;FMTTYPE=image/png:https://semiwiki.com/wp-content/uploads/2026/01/Screenshot-2026-01-06-192512.png
END:VEVENT
BEGIN:VEVENT
DTSTART;VALUE=DATE:20260309
DTEND;VALUE=DATE:20260313
DTSTAMP:20260529T194443
CREATED:20250624T161151Z
LAST-MODIFIED:20250624T161151Z
UID:357528-1773014400-1773359999@semiwiki.com
SUMMARY:Semitracks Course: Semiconductor Reliability and Product Qualification
DESCRIPTION:Product reliability and qualification continues to evolve with the electronics industry. New electronics applications require new approaches to reliability and qualification. In the past\, reliability meant discovering\, characterizing and modeling failure mechanisms\, and determining their impact on the reliability of the circuit. Today\, reliability can involve tradeoffs between performance and reliability; assessing the impact of new materials; dealing with limited margins\, and other factors. This requires information on subjects like: statistics\, testing\, technology\, processing\, materials science\, chemistry\, and customer expectations. While customers expect high reliability levels\, incorrect testing\, calculations\, and qualification procedures can severely impact reliability. Semiconductor Reliability and Product Qualification is a 4-day course that offers detailed instruction on a variety of subjects pertaining to semiconductor reliability and qualification. This course is designed for every manager\, engineer\, and technician concerned with reliability in the semiconductor field\, qualifying semiconductor components\, or supplying tools to the industry. \n\n\nWhat Will I Learn By Taking This Class?\nParticipants will learn to develop the skills to determine what failure mechanisms might occur\, and how to test for them\, develop models for them\, and eliminate them from the product. This skill building series is divided into four segments: \n\nOverview of Reliability and Statistics. Participants will learn the fundamentals of statistics\, sample sizes\, distributions and their parameters.\nFailure Mechanisms. Participants will learn the nature and manifestation of a variety of failure mechanisms that can occur both at the die and at the package level. These include: time-dependent dielectric breakdown\, hot carrier degradation\, electromigration\, stress-induced voiding\, moisture\, corrosion\, contamination\, thermomechanical effects\, interfacial fatigue\, and others.\nQualification Principles. Participants will learn how test structures can be designed to help test for a particular failure mechanism.\nTest Strategies. Participants will learn about the JEDEC test standards\, how to design screening tests\, and how to perform burn-in testing effectively.\n\n\n\n\n\nCourse Objectives\n\nThis course will provide participants with an in-depth understanding of the failure mechanisms\, test structures\, equipment\, and testing methods used to achieve today’s high reliability components.\nParticipants will be able to gather data\, determine how best to plot the data and make inferences from that data.\nThis course will identify the major failure mechanisms\, explain how they are observed\, how they are modeled\, and how they are eliminated.\nThis course will offer a variety of video demonstrations of analysis techniques\, so the participants can get an understanding of the types of results they might expect to see with their equipment.\nParticipants will be able to identify the steps and create a basic qualification process for semiconductor devices.\nParticipants will be able to knowledgeably implement screens that are appropriate to assure the reliability of a component.\nParticipants will be able to identify appropriate tools to purchase when starting or expanding a laboratory.\n\n\n\nREGISTER HERE
URL:https://semiwiki.com/event/semitracks-course-semiconductor-reliability-and-product-qualification/
LOCATION:Munich\, Germany\, Munich\, Germany
ATTACH;FMTTYPE=image/png:https://semiwiki.com/wp-content/uploads/2025/06/Screenshot-2025-06-24-085557.png
ORGANIZER;CN="Semitracks%2C Inc.":MAILTO:info@semitracks.com
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20260303T100000
DTEND;TZID=America/Los_Angeles:20260303T110000
DTSTAMP:20260529T194443
CREATED:20260210T181806Z
LAST-MODIFIED:20260212T175607Z
UID:366569-1772532000-1772535600@semiwiki.com
SUMMARY:Webinar: Intelligent Networks: Power\, Reliability & Maintenance in Telecom
DESCRIPTION:About\nAs global connectivity demands surge\, network infrastructure hardware is under unprecedented pressure to deliver higher performance\, lower latency\, and greater energy efficiency\, while remaining cost-effective and reliable. This challenge is compounded with the explosive growth of AI applications\, emerging 5G and 6G architectures\, virtualization and open interfaces\, adding further strain on legacy systems and supply chains that were never built for this pace of evolution. As reliability remains the primary KPI\, providers must shift from a reactive replacement model to a predictive maintenance model. \nJoin our panel of industry experts as they explore the multidimensional challenges of designing\, deploying\, and maintaining network infrastructure in this new era\, focusing on: \n• Power efficiency and thermal optimization across silicon\, networks\, and data centers\n• Proactive monitoring and predictive analytics\n• Requirements for HW and SW co design in next generation architectures\n• Balancing sustainability goals with total cost of ownership \nREGISTER HERE
URL:https://semiwiki.com/event/webinar-intelligent-networks-power-reliability-maintenance-in-telecom/
LOCATION:Online
ATTACH;FMTTYPE=image/png:https://semiwiki.com/wp-content/uploads/2026/02/1770674564867.png
END:VEVENT
BEGIN:VEVENT
DTSTART;VALUE=DATE:20260302
DTEND;VALUE=DATE:20260306
DTSTAMP:20260529T194443
CREATED:20260107T032340Z
LAST-MODIFIED:20260107T032340Z
UID:365317-1772409600-1772755199@semiwiki.com
SUMMARY:22nd Annual Device Packaging Conference (DPC 2026)
DESCRIPTION:The 22nd Annual Device Packaging Conference (DPC 2026) will be held in Phoenix\, Arizona\, on March 2-5\, 2026. It is an international event organized by the International Microelectronics Assembly and Packaging Society (IMAPS). The conference is a major forum for the exchange of knowledge and provides numerous technical\, social and networking opportunities for meeting leading experts in these fields. People who will benefit from this conference include: scientists\, process engineers\, product engineers\, manufacturing engineers\, professors\, students\, business managers\, and sales & marketing professionals. The 2026 conference will feature 4 keynote presentations\, an embedded Global Business Council Plenary Session\, an interactive poster session\, an evening panel discussion\, and more. \nREGISTER HERE
URL:https://semiwiki.com/event/22nd-annual-device-packaging-conference-dpc-2026/
LOCATION:Sheraton Grand at Wild Horse Pass\, Sheraton Grand at Wild Horse Pass\, 5594 W Wild Horse Pass Blvd.\, Phoenix\, AZ\, 85226\, United States
ATTACH;FMTTYPE=image/png:https://semiwiki.com/wp-content/uploads/2026/01/imaps-DP-2026-logo.png
END:VEVENT
BEGIN:VEVENT
DTSTART;VALUE=DATE:20260302
DTEND;VALUE=DATE:20260306
DTSTAMP:20260529T194443
CREATED:20251211T212817Z
LAST-MODIFIED:20251211T212817Z
UID:364624-1772409600-1772755199@semiwiki.com
SUMMARY:MWC 2026
DESCRIPTION:Making way for The IQ Era\n\nMuch can happen in a year within our ecosystem of innovation and connectivity. As we build on the success of MWC25 and engage with MWC26 to activate a new theme – The IQ Era – the world is already shifting to greater heights of digital awareness. \nIn this new age of intelligence\, the way to a better future is through smarter connection: human ideas leading technology\, commercial impact and societal progress. MWC is where leaders of nations\, business and technology assemble\, and collective knowledge collaborates – make your insight count in The IQ Era. \nWhy attend MWC Barcelona?\nFrom eye-opening innovation to mind-expanding ideas\, global policy to lasting partnerships\, it all starts here. Whether you’re a key player in the connectivity ecosystem\, adjacent industries or the wider world of tech\, you’ll find all you need and more at MWC. \n\nREGISTER HERE
URL:https://semiwiki.com/event/mwc-2026/
LOCATION:Fira Gran Via\, Barcelona\, Fira Gran Via\, Av. Joan Carles I\, 64\, Barcelona\, 08908\, Spain
ATTACH;FMTTYPE=image/webp:https://semiwiki.com/wp-content/uploads/2025/12/MWC26_hero_Card_800x533.webp
END:VEVENT
BEGIN:VEVENT
DTSTART;VALUE=DATE:20260302
DTEND;VALUE=DATE:20260306
DTSTAMP:20260529T194443
CREATED:20250828T050601Z
LAST-MODIFIED:20251218T210957Z
UID:361044-1772409600-1772755199@semiwiki.com
SUMMARY:DVCON U.S. 2026
DESCRIPTION:DVCon is the premier conference on the application of languages\, tools\, and methodologies for the design and verification of electronic systems and integrated circuits. The focus of the conference is the usage of specialized design and verification languages such as SystemVerilog\, Verilog\, VHDL\, PSS\, SystemC and e\, as well as general purpose languages such as C\, C++\, Python\, PERL and Tcl. Tools and methodologies include the use of artificial intelligence\, machine learning\, open-source software\, hardware and architecture\, testbench automation\, hardware-assisted verification\, hardware/software co-verification\, formal verification\, functional safety and security\, transaction-level system design\, high level synthesis\, low power design techniques\, 3D chip designs\, IP-based SoC design methods\, reference flows and Mixed Signal design and verification. \nREGISTER HERE
URL:https://semiwiki.com/event/dvcon-u-s-2026/
LOCATION:Hyatt Regency Hotel\, Santa Clara\, CA\, Santa Clara\, CA\, United States
ATTACH;FMTTYPE=image/png:https://semiwiki.com/wp-content/uploads/2025/08/Screenshot-2025-08-27-220509.png
END:VEVENT
BEGIN:VEVENT
DTSTART;VALUE=DATE:20260302
DTEND;VALUE=DATE:20260306
DTSTAMP:20260529T194443
CREATED:20250624T160157Z
LAST-MODIFIED:20250624T160157Z
UID:357520-1772409600-1772755199@semiwiki.com
SUMMARY:Semitracks Course: Failure and Yield Analysis
DESCRIPTION:Failure and Yield Analysis is an increasingly difficult and complex process. Today\, engineers are required to locate defects on complex integrated circuits. In many ways\, this is akin to locating a needle in a haystack\, where the needles get smaller and the haystack gets bigger every year. Engineers are required to understand a variety of disciplines in order to effectively perform failure analysis. This requires knowledge of subjects like: design\, testing\, technology\, processing\, materials science\, chemistry\, and even optics! Failed devices and low yields can lead to customer returns and idle manufacturing lines that can cost a company millions of dollars a day. Your industry needs competent analysts to help solve these problems. Failure and Yield Analysis is a 4-day course that offers detailed instruction on a variety of effective tools\, as well as the overall process flow for locating and characterizing the defect responsible for the failure. This course is designed for every manager\, engineer\, and technician working in the semiconductor field\, using semiconductor components or supplying tools to the industry. \nBy focusing on a Do It Right the First Time approach to the analysis\, participants will learn the appropriate methodology to successfully locate defects\, characterize them\, and determine the root cause of failure. \n\n\nWhat Will I Learn By Taking This Class?\nParticipants will learn to develop the skills to determine what tools and techniques should be applied\, and when they should be applied. This skill-building series is divided into three segments: \n\nThe Process of Failure and Yield Analysis. Participants will learn to recognize correct philosophical principles that lead to a successful analysis. This includes concepts like destructive vs. non-destructive techniques\, fast techniques vs. brute force techniques\, and correct verification.\nThe Tools and Techniques. Participants will learn the strengths and weaknesses of a variety of tools used for analysis\, including electrical testing techniques\, package analysis tools\, light emission\, electron beam tools\, optical beam tools\, decapping and sample preparation\, and surface science tools.\nCase Histories. Participants will identify how to use their knowledge through the case histories. They will learn to identify key pieces of information that allow them to determine the possible cause of failure and how to proceed.\n\n\n\n\n\nCourse Objectives\n\nThis course will provide participants with an in-depth understanding of the tools\, techniques and processes used in failure and yield analysis.\nParticipants will be able to determine how to proceed with a submitted request for analysis\, ensuring that the analysis is done with the greatest probability of success.\nThis course will identify the advantages and disadvantages of a wide variety of tools and techniques that are used for failure and yield analysis.\nThis course will offer a wide variety of video demonstrations of analysis techniques\, so the analyst can get an understanding of the types of results they might expect to see with their equipment.\nParticipants will be able to identify basic technology features on semiconductor devices.\nParticipants will be able to identify a variety of different failure mechanisms and how they manifest themselves.\nParticipants will be able to identify appropriate tools to purchase when starting or expanding a laboratory.\n\n\n\nREGISTER HERE
URL:https://semiwiki.com/event/semitracks-course-failure-and-yield-analysis-2/
LOCATION:Munich\, Germany\, Munich\, Germany
ATTACH;FMTTYPE=image/png:https://semiwiki.com/wp-content/uploads/2025/06/Screenshot-2025-06-24-085557.png
ORGANIZER;CN="Semitracks%2C Inc.":MAILTO:info@semitracks.com
END:VEVENT
END:VCALENDAR