BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//SemiWiki - ECPv6.17.2//NONSGML v1.0//EN
CALSCALE:GREGORIAN
METHOD:PUBLISH
X-WR-CALNAME:SemiWiki
X-ORIGINAL-URL:https://semiwiki.com
X-WR-CALDESC:Events for SemiWiki
REFRESH-INTERVAL;VALUE=DURATION:PT1H
X-Robots-Tag:noindex
X-PUBLISHED-TTL:PT1H
BEGIN:VTIMEZONE
TZID:America/Los_Angeles
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:20250309T100000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:20251102T090000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:20260308T100000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:20261101T090000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:20270314T100000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:20271107T090000
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTART;VALUE=DATE:20260921
DTEND;VALUE=DATE:20260923
DTSTAMP:20260707T021738Z
CREATED:20260707T021738Z
LAST-MODIFIED:20260707T021738Z
UID:370972-1789948800-1790121599@semiwiki.com
SUMMARY:Advanced CMOS/FinFET Fabrication
DESCRIPTION:Semiconductor and integrated circuit developments continue to proceed at an incredible pace. For example\, today’s microprocessor chips have one thousand times the processing power of those a decade ago. These challenges have been accomplished because of the integrated circuit industry’s ability to track something known as Moore’s Law. Moore’s Law states that an integrated circuit’s processing power will double every two years. This has been accomplished by making devices smaller and smaller. The question looming in everyone’s mind is “How far into the future can this continue?” Advanced CMOS/FinFET Fabrication is a 2-day course that offers detailed instruction on the processing used in a modern integrated circuit\, and the processing technologies required to make them. We place special emphasis on current issues related to manufacturing the next generation devices. This course is a must for every manager\, engineer and technician working in the semiconductor industry\, using semiconductor components or supplying tools to the industry. \nBy concentrating on the latest developments in CMOS and FinFET technology\, participants will learn why FinFETs are fast becoming the technologies of choice at feature sizes below 20nm. Our instructors work hard to explain semiconductor processing without delving heavily into the complex physics and materials science that normally accompany this discipline. \n\n\nWhat Will I Learn By Taking This Class?\nParticipants will learn basic\, but powerful\, aspects about CMOS fabrication and FinFET technology. This skill-building series is divided into four segments: \n\nFront End Of Line (FEOL) Overview. Participants will study the major developments associated with FEOL processing\, including Ion Implantation\, Rapid Thermal Annealing (RTA) for implants and silicides\, and Pulsed Plasma Doping. They will also study alternate substrate technologies like SOI\, as well as High-k/Metal Gates for improved leakage control.\nBack End Of Line (BEOL) Overview. Participants will study the major developments associated with BEOL processing\, including copper metallization and Low-k Dielectrics. They will learn about why they’re necessary for improved performance.\nFinFET Manufacturing Overview. Participants will learn how semiconductor manufacturers are currently processing FinFET devices and the difficulties associated with three-dimensional structures from a processing and metrology standpoint.\nFinFET Reliability. Participants will study the failure mechanisms and techniques used for studying the reliability of these devices.\n\n\n\n\n\nCourse Objectives\n\nThis course will provide participants with an in-depth understanding of Bulk technology\, SOI technology and the technical issues.\nParticipants will understand how Hi-K/Metal Gate devices are manufactured.\nParticipants will also understand how FinFET devices are manufactured.\nThis course will provide a look into the latest challenges with copper metallization and Low-k dielectrics.\nParticipants will understand the difficulties associated with non-planar structures and methods to alleviate the problems.\nParticipants will be able to make decisions about how to evaluate FinFET devices and what changes are likely to emerge in the coming years.\nParticipants will briefly learn about IC reliability and the failure modes associated with these devices.\nParticipants will see a comparison between FinFETs and new alternatives (such as Gate All Around (GAA) structures and nanosheets).\n\n\n\nREGISTER HERE
URL:https://semiwiki.com/event/advanced-cmos-finfet-fabrication/
LOCATION:Online
ORGANIZER;CN="Semitracks%2C Inc.":MAILTO:info@semitracks.com
END:VEVENT
BEGIN:VEVENT
DTSTART;VALUE=DATE:20260921
DTEND;VALUE=DATE:20260925
DTSTAMP:20260804T031930Z
CREATED:20260804T031930Z
LAST-MODIFIED:20260804T031930Z
UID:371941-1789948800-1790294399@semiwiki.com
SUMMARY:CIGRE Energy Forum International Conference & Exhibition 2026
DESCRIPTION:“Grid Modernization: Enabling Large Loads\, Advanced Storage\, and Smart Technologies for a Secure and Resilient Energy Future” – HOST : Altalink \nWHAT TO EXPECT?\nThe event in Calgary will undoubtedly be larger than previous CIGRE Canada events. The success of the International Symposium in Montreal will benefit development in terms of international delegates (e.g.\, from the US\, India\, and China) as well as Canadian delegates. \nREGISTER HERE
URL:https://semiwiki.com/event/cigre-energy-forum-international-conference-exhibition-2026/
LOCATION:Calgary TELUS Convention Centre\, Calgary TELUS Convention Centre\, 136 8 Ave SE\, Calgary\, Alberta\, T2P 0K6\, Canada
ATTACH;FMTTYPE=image/png:https://semiwiki.com/wp-content/uploads/2026/08/Screenshot-2026-08-03-201730.png
END:VEVENT
END:VCALENDAR