BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//SemiWiki - ECPv6.17.2//NONSGML v1.0//EN
CALSCALE:GREGORIAN
METHOD:PUBLISH
X-WR-CALNAME:SemiWiki
X-ORIGINAL-URL:https://semiwiki.com
X-WR-CALDESC:Events for SemiWiki
REFRESH-INTERVAL;VALUE=DURATION:PT1H
X-Robots-Tag:noindex
X-PUBLISHED-TTL:PT1H
BEGIN:VTIMEZONE
TZID:America/Los_Angeles
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:20250309T100000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:20251102T090000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:20260308T100000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:20261101T090000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:20270314T100000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:20271107T090000
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTART;VALUE=DATE:20260915
DTEND;VALUE=DATE:20260918
DTSTAMP:20251015T145440Z
CREATED:20251009T050205Z
LAST-MODIFIED:20251015T145440Z
UID:362509-1789430400-1789689599@semiwiki.com
SUMMARY:AI Infra Summit 2026
DESCRIPTION:What is the AI Infra Summit?\n\nThe AI Infra Summit is the premier full-stack AI Infrastructure conference\, arranged in a modular way that equally enables both enterprises and technology/solution providers to benefit from domain-specific content\, all while doing business on the exhibition floor. Our 4 track event is divided into Hardware & Systems\, Edge AI Infrastructure\, Enterprise AI\, & Datacenter Infrastructure. \nThe AI Infra Summit takes place Tuesday – Thursday\, 15-17 September 2026. \nRegistration opens at 9am\, Keynotes begin 10am\, Exhibition Hall opens 12:30pm. \nThe event takes place at the Santa Clara Convention Center\, 5001 Great America Pkwy\, Santa Clara\, CA 95054\, United States. \n\nREGISTER HERE
URL:https://semiwiki.com/event/ai-infra-summit-2026/
LOCATION:Santa Clara Convention Center\, Santa Clara Convention Center\, 5001 Great America Pkwy\, Santa Clara\, CA\, United States
ATTACH;FMTTYPE=image/png:https://semiwiki.com/wp-content/uploads/2025/10/Screenshot-2025-10-08-220133.png
END:VEVENT
BEGIN:VEVENT
DTSTART;VALUE=DATE:20260917
DTEND;VALUE=DATE:20260918
DTSTAMP:20260903T071435Z
CREATED:20260903T071435Z
LAST-MODIFIED:20260903T071435Z
UID:373119-1789603200-1789689599@semiwiki.com
SUMMARY:TUGx - Salem\, NH
DESCRIPTION:Teradyne Users Group\n\n\n\n\nTUGx Global Seminars are a series of complimentary\, one-day events hosted in key locations around the world. These seminars are designed to bring together local engineering communities and provide a platform for knowledge sharing and collaboration. By hosting these events globally\, Teradyne ensures that customers everywhere have access to the latest advancements in test technology and methodologies. \nEach seminar is tailored to the needs of its regional audience\, delivering content that is both relevant and actionable. Attendees gain insights into best practices\, innovative test strategies\, and emerging trends that can help them optimize their processes. This localized approach ensures that participants leave with practical solutions and ideas that directly address the challenges they face in their own markets. \nBeyond technical learning\, TUGx Global Seminars foster stronger connections between Teradyne and its customers. These events empower users to maximize the value of their Teradyne technology\, while also creating opportunities for networking and collaboration within the industry. By sharing expertise and encouraging dialogue\, Teradyne helps customers stay ahead in a rapidly evolving test environment. \n\n\nREGISTER HERE
URL:https://semiwiki.com/event/tugx-salem-nh/
LOCATION:Salem\, NH\, Salem\, NH\, United States
ATTACH;FMTTYPE=image/png:https://semiwiki.com/wp-content/uploads/2026/09/Screenshot-2026-09-03-000947.png
END:VEVENT
BEGIN:VEVENT
DTSTART;VALUE=DATE:20260917
DTEND;VALUE=DATE:20260920
DTSTAMP:20260616T211130Z
CREATED:20260616T211130Z
LAST-MODIFIED:20260616T211130Z
UID:370388-1789603200-1789862399@semiwiki.com
SUMMARY:SEMICON India 2026
DESCRIPTION:SEMICON India 2026 will be held from September 17–19\, 2026\, at Yashobhoomi (India International Convention & Expo Centre)\, New Delhi\, bringing together the global semiconductor ecosystem on one powerful platform. \nJointly organized by the India Semiconductor Mission (ISM) and SEMI\, the event reflects India’s growing prominence as a trusted partner in the global semiconductor value chain. Under the visionary leadership of Hon’ble Prime Minister Shri Narendra Modi\, SEMICON India continues to drive strategic collaboration between industry\, government\, academia\, and start-ups. \nConnecting a Global Ecosystem Today to Transform Growth and Innovation Tomorrow \nThe global semiconductor industry stands at an unprecedented moment of opportunity\, and SEMICON is where the ecosystem makes actionable plans and partnerships for what’s next. The intensely complex and interconnected value chain comes together at SEMICON to connect key hubs and collaborate on adapting to a rapidly changing world. Together we can act intentionally\, and with purpose. Together\, we can Transform Tomorrow. \nTransform Tomorrow: Silicon to Systems: Building the Ecosystem \nReflects a defining moment for India’s semiconductor journey—an inflection point where strong policy momentum\, industry execution\, and global demand for trusted\, resilient supply chains are converging to position India as a full value-chain player. The theme captures the opportunity to transform through execution at scale\, ecosystem integration\, and innovation-led growth\, while strengthening India’s role as a trusted global semiconductor partner. It is also a call to collaborate\, invest\, and co-create to shape India’s leadership in the global semiconductor ecosystem. The expected outcomes are significant: stronger technology sovereignty\, accelerated IP and product creation\, enhanced global competitiveness and participation to Collaborate. Execute. Lead. \nThe 2026 edition marks a significant expansion\, with 500+ exhibiting companies from over 20 countries\, showcasing cutting-edge technologies\, innovations\, and solutions across the entire microelectronics ecosystem. \nSalient Features include: \nValue Chain Approach to Exhibition  \n\nStart Up Pavilion- 40 startups showcase\nWorkforce Development Pavilion- 3000 sqft\n7 Country Pavilions\n10 State Pavilions\nHackathon\n\nBuilding on the success of previous editions\, SEMICON India 2026 aims to: \n\nAccelerate industry growth and investments\nStrengthen global partnerships\nEnable innovation and knowledge exchange\nPosition India as a key semiconductor hub\n\nBackground: SEMICON India 2025’ Conference\, jointly organized by ISM & SEMI from 2nd–4th September 2025 at Yashobhoomi (IICC)\, Dwarka\, New Delhi with the Theme ‘Building the Next Semiconductor Powerhouse. \n‘SEMICON India 2024’ Conference was jointly organized by ISM & SEMI from 11th -13th September 2024 at Greater Noida\, Uttar Pradesh with the theme “Shaping the Semiconductor Future” \nREGISTER HERE
URL:https://semiwiki.com/event/semicon-india-2026/
LOCATION:Yashobhoomi (IICC)\, Yashobhoomi (IICC)\, Sector 25\, Dwarka\, Delhi\, 110077\, India
ATTACH;FMTTYPE=image/png:https://semiwiki.com/wp-content/uploads/2026/06/Screenshot-2026-06-16-141052.png
END:VEVENT
BEGIN:VEVENT
DTSTART;VALUE=DATE:20260917
DTEND;VALUE=DATE:20260920
DTSTAMP:20260903T070402Z
CREATED:20260903T070402Z
LAST-MODIFIED:20260903T070402Z
UID:373092-1789603200-1789862399@semiwiki.com
SUMMARY:SEMICON® India 2026
DESCRIPTION:SEMICON India 2026 will be held from September 17–19\, 2026\, at Yashobhoomi (India International Convention & Expo Centre)\, New Delhi\, bringing together the global semiconductor ecosystem on one powerful platform. \nJointly organized by the India Semiconductor Mission (ISM) and SEMI\, the event reflects India’s growing prominence as a trusted partner in the global semiconductor value chain. Under the visionary leadership of Hon’ble Prime Minister Shri Narendra Modi\, SEMICON India continues to drive strategic collaboration between industry\, government\, academia\, and start-ups. \nConnecting a Global Ecosystem Today to Transform Growth and Innovation Tomorrow \nThe global semiconductor industry stands at an unprecedented moment of opportunity\, and SEMICON is where the ecosystem makes actionable plans and partnerships for what’s next. The intensely complex and interconnected value chain comes together at SEMICON to connect key hubs and collaborate on adapting to a rapidly changing world. Together we can act intentionally\, and with purpose. Together\, we can Transform Tomorrow. \nTransform Tomorrow: Silicon to Systems: Building the Ecosystem \nReflects a defining moment for India’s semiconductor journey—an inflection point where strong policy momentum\, industry execution\, and global demand for trusted\, resilient supply chains are converging to position India as a full value-chain player. The theme captures the opportunity to transform through execution at scale\, ecosystem integration\, and innovation-led growth\, while strengthening India’s role as a trusted global semiconductor partner. It is also a call to collaborate\, invest\, and co-create to shape India’s leadership in the global semiconductor ecosystem. The expected outcomes are significant: stronger technology sovereignty\, accelerated IP and product creation\, enhanced global competitiveness and participation to Collaborate. Execute. Lead. \nThe 2026 edition marks a significant expansion\, with 500+ exhibiting companies from over 20 countries\, showcasing cutting-edge technologies\, innovations\, and solutions across the entire microelectronics ecosystem. \nSalient Features include: \nValue Chain Approach to Exhibition  \n\nStart Up Pavilion- 40 startups showcase\nWorkforce Development Pavilion- 3000 sqft\n7 Country Pavilions\n10 State Pavilions\nHackathon\n\nBuilding on the success of previous editions\, SEMICON India 2026 aims to: \n\nAccelerate industry growth and investments\nStrengthen global partnerships\nEnable innovation and knowledge exchange\nPosition India as a key semiconductor hub\n\nBackground: SEMICON India 2025’ Conference\, jointly organized by ISM & SEMI from 2nd–4th September 2025 at Yashobhoomi (IICC)\, Dwarka\, New Delhi with the Theme ‘Building the Next Semiconductor Powerhouse. \n‘SEMICON India 2024’ Conference was jointly organized by ISM & SEMI from 11th -13th September 2024 at Greater Noida\, Uttar Pradesh with the theme “Shaping the Semiconductor Future” \n\n\n\n\nContact\n\n\nplease contact SEMI: semiconindia@semi.org \n\n\nREGISTER HERE
URL:https://semiwiki.com/event/semicon-india-2026-2/
LOCATION:Yashobhoomi\, Delhi\, India\, Yashobhoomi\, Delhi\, India
ATTACH;FMTTYPE=image/png:https://semiwiki.com/wp-content/uploads/2026/09/Screenshot-2026-09-03-000248.png
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20260917T080000
DTEND;TZID=America/Los_Angeles:20260917T170000
DTSTAMP:20260903T070653Z
CREATED:20260903T070653Z
LAST-MODIFIED:20260903T070653Z
UID:373097-1789632000-1789664400@semiwiki.com
SUMMARY:Automotive Electronics Forum
DESCRIPTION:About JEDEC\n\n\n\n\n\n\n\n\nJEDEC is the global leader in developing open standards for the microelectronics industry\, with more than 3\,000 volunteers representing over 380 member companies. \n\n\n\n\n\n\n\n\n\nJEDEC brings manufacturers and suppliers together to participate in more than 50 committees and subcommittees\, with the mission to create standards to meet the diverse technical and developmental needs of the industry. \nJEDEC’s collaborative efforts ensure product interoperability\, benefiting the industry and ultimately consumers by decreasing time-to-market and reducing product development costs. \nJEDEC publications and standards are adopted worldwide.  JEDEC is accredited by ANSI and maintains liaisons with numerous standards bodies throughout the world. \nBest Practices in Setting Standards\nSince 1958\, JEDEC has earned a reputation for upholding a fair\, efficient and economical process for setting standards. \nMember companies choose from over 50 committees and subcommittees in which to participate. Gathering several times a year in locations worldwide\, these committees address the varied needs of the industry\, including discrete solid state devices\, integrated circuits\, electronic modules\, various manufacturing support functions and much more. \nAdhering to JEDEC’s “one company\, one vote” rule\, members vote on proposals electronically using JEDEC’s online voting system prior to committee meetings. Voting results are then reported at meetings and modifications to the proposals are made in response to voter-submitted comments. \nUpon committee approval\, finalized standards proposals are submitted to the Board of Directors for approval — with published standards made available on the JEDEC website. \nEducational Forums\nJEDEC conducts workshops and conferences throughout the year in various locations worldwide. Visit our meetings and events calendar for the most up-to-date information on educational opportunities. \n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\nREGISTER HERE
URL:https://semiwiki.com/event/automotive-electronics-forum/
LOCATION:Keysight / Agilent Campus\, Keysight / Agilent Campus\, 5301 Stevens Creek Blvd\, Santa Clara\, CA\, 95051\, United States
ATTACH;FMTTYPE=image/webp:https://semiwiki.com/wp-content/uploads/2026/09/AEF-2026-600x300-1.webp
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20260917T090000
DTEND;TZID=America/Los_Angeles:20260917T100000
DTSTAMP:20260903T053751Z
CREATED:20260903T053751Z
LAST-MODIFIED:20260903T053751Z
UID:373024-1789635600-1789639200@semiwiki.com
SUMMARY:Webinar: From Copper to COUPE: Scaling AI Interconnects with Co-Packaged Optics
DESCRIPTION:Featured Speakers: \n\nIgor Elkanovich\, CTO\, GUC\nSheng-Fan Yang\, Director\, GUC\nMadhumita Sanyal\, Sr. Director Product Management\, Synopsys\n\nCo-packaged optics (CPO) breaks through the data movement constraint by moving optical engines next to the XPU\, reducing electrical reach from centimeters to millimeters and delivering the bandwidth density and energy efficiency that copper can no longer provide. In this webinar\, Synopsys and GUC share their experience building CPO-enabled XPUs on TSMC COUPE\, from high-speed interface IP through multiphysics signoff and manufacturing. \nJoin experts from Synopsys and GUC as we walk through real design and integration challenges\, spanning EIC-over-PIC 3D stacking\, high-speed 224G and UCIe interfaces\, thermal analysis\, and the path to volume manufacturing and test. \nWhat You’ll Learn: \n\nWhy AI scale-up and scale-out fabrics are driving CPO\, and where ESUN and UALink fit\nHow 224G and UCIe IP enable high-bandwidth\, low-power optical engines in COUPE\nHow GUC transforms COUPE into production-ready optical XPUs through advanced-packaging and 2.5D/3D integration expertise\nProven results solving COUPE implementation challenges: EIC/PIC co-design\, hybrid bonding\, and interposer/RDL integration\nHow Synopsys and GUC co-optimize XPU thermal behavior with optical engines using Synopsys multiphysics analysis technologies\nHow GUC’s turnkey ASIC\, manufacturing\, and test flow delivers volume-ready CPO for AI systems\n\n\n\n\n\n\n\n\n\n\n\n\n\n\nBy providing your information\, you agree to the processing of your personal data for the purposes of providing the activity and for related communications\, including cross-border transfers (i.e.\, Synopsys is a global company) and inter-company and third-party sharing (including our subsidiaries)\, as detailed in the Privacy Notice.\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\nFeatured Speakers\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\nIgor Elkanovich \nCTO\, GUC \nIn recent 10 years Igor Elkanovich serves as GUC’s CTO\, responsible for IP and methodology development using advanced silicon process and packaging technology\, and supervising architecture and execution of large-scale AI projects. He holds 35 patents at different stages and focuses on AI\, HPC\, XPU and networking applications. \n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\nSheng-Fan Yang \nDirector\, GUC \nSheng-Fan Yang received his Ph.D. in electrical engineering (EE) from National Cheng Kung University (NCKU)\, Taiwan. Dr. Yang holds 25 US patents and 23 technical papers publication in the fields of signal/power/thermal integrity (SI/PI/TI) and electromagnetic compatibility (EMC).  \nCurrently\, he serves in GUC as a director\, leading SI/PI/TI/MI division\, for chip/package/system high speed integrated designs of AI ASIC products. His research interest includes high speed heterogeneous integration of 2D/2.5D/3D-IC\, e.g.\, 112G/224G-SerDes\, UCIe-A/S\, HBM3/4\, and multi-physics co-analysis. \n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\nMadhumita Sanyal \nSr. Director of Technical Product Management\, Synopsys \nMadhumita Sanyal is a senior Director of Technical Product Management specializing in advanced interface technologies\, C2C interconnects\, and system architecture for next-generation computing platforms. She has 23+ years of experience in the design\, and product management of high-speed I/O\, system-level design\, SoCs with a focus on enabling scalable solutions for AI\, data center\, and high-performance computing. More > \n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\nREGISTER HERE
URL:https://semiwiki.com/event/webinar-from-copper-to-coupe-scaling-ai-interconnects-with-co-packaged-optics/
LOCATION:Online
ATTACH;FMTTYPE=image/jpeg:https://semiwiki.com/wp-content/uploads/2026/09/sheng-fan-yang-headshotqlt82ampts1787826316792ampresponsiveampfitconstrainampdproff.jpg
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20260917T090000
DTEND;TZID=America/Los_Angeles:20260917T160000
DTSTAMP:20260804T030628Z
CREATED:20260804T030628Z
LAST-MODIFIED:20260804T030628Z
UID:371929-1789635600-1789660800@semiwiki.com
SUMMARY:Advanced Measurements Seminar – Ottawa
DESCRIPTION:Skate Past Signal Complexity. Score Clearer Insights.\nAs RF systems continue to evolve with wider bandwidths and higher frequencies\, engineers are navigating faster plays\, tighter margins\, and more complex signals than ever before. The challenge is no longer capturing signals\, it is turning those measurements into meaningful insights that accelerate design and validation. \nJoin Dr. Joel Dunsmore and fellow Keysight R&D experts for an interactive\, in-person seminar focused on the latest innovations in vector network analysis\, advanced signal generation\, and next-generation signal analysis. Through practical demonstrations\, application-focused sessions\, and expert best practices\, you’ll learn how to skate past signal complexity to score clearer insights. \nStep onto the ice with Keysight experts and explore: \n\nBreaking the 250 GHz Barrier with Keysight’s vector network analyzers\nCreating the Perfect Signal: Advanced signal generation for next-generation RF systems\nPrecision RF Validation for Next-Generation Wi-Fi Systems featuring the new Keysight XA5 Signal Analyzer\nCapturing the Full Signal: Wideband analysis for satellite communications featuring the new Keysight XA6 Signal Analyzer\n\nWhether you’re developing next-generation wireless\, aerospace and defense\, semiconductor\, or other advanced RF systems\, you’ll leave with practical techniques and a deeper understanding of the latest RF measurement technologies to help validate designs with greater speed\, accuracy\, and confidence. \nREGISTER HERE
URL:https://semiwiki.com/event/advanced-measurements-seminar-ottawa/
LOCATION:Canadian Tire Centre\, Canadian Tire Centre\, 1000 Palladium Drive\, Kanata\, Ontario\, K2V 1A5\, Canada
ATTACH;FMTTYPE=image/png:https://semiwiki.com/wp-content/uploads/2026/08/1783960788-02b4fdb67655a8e0.png
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20260917T090000
DTEND;TZID=America/Los_Angeles:20260917T160000
DTSTAMP:20260804T030859Z
CREATED:20260804T030859Z
LAST-MODIFIED:20260804T030859Z
UID:371932-1789635600-1789660800@semiwiki.com
SUMMARY:Advanced Measurements Seminar – Philadelphia
DESCRIPTION:Complex Signals. Clear Insights.\nAs RF systems continue to evolve with wider bandwidths and higher frequencies\, engineers are collecting more measurement data than ever before. The challenge is no longer capturing signals\, it is turning those measurements into meaningful insights that accelerate design and validation. \nJoin Dave Ballo and Keysight’s R&D experts for an interactive\, in-person seminar focused on the latest innovations in vector network analysis\, advanced signal generation\, and next-generation signal analysis. Through practical demonstrations\, application-focused sessions\, and expert best practices\, you will learn how to turn complex signals into clear insights. \nDuring this seminar\, you will explore: \n\nUnlocking More from the PNA-X: Advanced differential IQ upconversion\, pulse measurements\, and next-level network analysis\nSeeing Beyond the Fixture: High-dynamic-range harmonic measurements and automatic fixture removal with the PNA-X Pro\nCreating Signals with Confidence: High-fidelity analog and vector signal generation for complex RF applications\nRevealing What’s Inside the Signal: Advanced vector signal and pulse analysis with Keysight’s latest signal analyzer\, XA5\nDiscovering AI at the RF Design Frontier: Learn how Keysight is integrating AI into EDA workflows to capture\, orchestrate\, and accelerate RF and microwave design\n\nWhether you’re developing next-generation wireless\, aerospace and defense\, semiconductor\, or other advanced RF systems\, you’ll leave with practical techniques and a deeper understanding of the latest measurement technologies to help validate designs with greater speed\, accuracy\, and confidence. \nREGISTER HERE
URL:https://semiwiki.com/event/advanced-measurements-seminar-philadelphia/
LOCATION:Courtyard by Marriott Philadelphia Lansdale\, Courtyard by Marriott Philadelphia Lansdale\, 1737 Sumneytown Pike\, Lansdale\, PA\, 19446\, United States
ATTACH;FMTTYPE=image/jpeg:https://semiwiki.com/wp-content/uploads/2026/08/1784327419-b2a5e78ab924b17a.jpg
END:VEVENT
END:VCALENDAR