BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//SemiWiki - ECPv6.16.5//NONSGML v1.0//EN
CALSCALE:GREGORIAN
METHOD:PUBLISH
X-WR-CALNAME:SemiWiki
X-ORIGINAL-URL:https://semiwiki.com
X-WR-CALDESC:Events for SemiWiki
REFRESH-INTERVAL;VALUE=DURATION:PT1H
X-Robots-Tag:noindex
X-PUBLISHED-TTL:PT1H
BEGIN:VTIMEZONE
TZID:America/Los_Angeles
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:20250309T100000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:20251102T090000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:20260308T100000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:20261101T090000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:20270314T100000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:20271107T090000
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTART;VALUE=DATE:20260719
DTEND;VALUE=DATE:20260722
DTSTAMP:20260616T203728Z
CREATED:20260616T203728Z
LAST-MODIFIED:20260616T203728Z
UID:370358-1784419200-1784678399@semiwiki.com
SUMMARY:10th Edition — IEEE International Test Conference INDIA 2026
DESCRIPTION:International Test Conference is the world’s premier venue dedicated to the electronic test of devices\, boards and systems-covering the complete cycle from design verification\, design-for-test\, design-for-manufacturing\, silicon debug\, manufacturing test\, system test\, diagnosis\, reliability and failure analysis\, and back to process and design improvement. \nAt IEEE ITC India\, design\, test\, and yield professionals can confront challenges faced by the industry\, and learn how these challenges are being addressed by the combined efforts of academia\, design tool and equipment suppliers\, designers\, and test engineers. \nWho should attend?\n\nStudents\, researchers\, faculty\, and industry professionals in VLSI\, semiconductor testing\, and electronics are encouraged to attend. \nIt is ideal for anyone interested in chip design\, validation\, and emerging test technologies. \n\nIs the conference fully offline\, virtual\, or hybrid?\n\nIEEE ITC India 2026 is primarily an in-person (offline) conference to enable better networking and collaboration. \nSome sessions may be accessible in hybrid or virtual mode based on final arrangements. \n\n\n\nWhat are the key focus areas?\n\nThe conference covers VLSI testing\, DFT\, silicon debug\, reliability\, and hardware security. \nIt also includes emerging areas like AI in testing and next-gen technologies such as IoT and 5G/6G. \n\n\n\nREGISTER HERE
URL:https://semiwiki.com/event/10th-edition-ieee-international-test-conference-india-2026/
LOCATION:Radisson Blu Bengaluru\, Radisson Blu Bengaluru\, Bangalore\, India
ATTACH;FMTTYPE=image/png:https://semiwiki.com/wp-content/uploads/2026/06/Screenshot-2026-06-16-133626.png
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20260721T090000
DTEND;TZID=America/Los_Angeles:20260721T100000
DTSTAMP:20260702T194916Z
CREATED:20260702T194916Z
LAST-MODIFIED:20260702T194916Z
UID:370897-1784624400-1784628000@semiwiki.com
SUMMARY:Webinar: When Compute Outruns Data: Rethinking AI Connectivity
DESCRIPTION:Featured Speaker: \n\nManmeet Walia\, Executive Director of Product Management\, Synopsys\n\nAI performance is no longer limited by compute—it’s limited by how efficiently data moves. As systems scale to compute-dense clusters\, memory\, die-to-die\, and high-speed interfaces are emerging as critical bottlenecks. \nThis webinar explores how evolving AI workloads are redefining requirements for interface IP across memory\, D2D\, and SerDes. We’ll examine how bandwidth\, latency\, power\, and area must be optimized together—and how scalable\, next-generation interface IP is enabling the data movement needed to keep advanced AI systems running at full performance. \nWhat You’ll Learn: \n\nWhy data movement – not compute – is now the limiting factor in AI systems\nHow AI workloads are driving new requirements for memory\, D2D\, and SerDes IP\nWhy power and latency are first-order constraints for interface IP design\nHow scalable interface IP enables efficient\, high-performance AI architectures\nKey interface IP trends and standards shaping next-generation AI connectivity\n\n\n\n\n\nFeatured Speaker\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\nManmeet Walia \nExecutive Director of Product Management\, Synopsys \nManmeet Walia is an Excutive Director of Product Management for mixed-signal PHY IP for the Synopsys Solutions Group. He brings more than 20 years of experience in product marketing\, product management\, and system engineering covering ASSP\, ASIC\, and IP products for a broad range of applications. Manmeet holds an M.S. in electrical engineering from the University of Toledo and an MBA from San Diego State University. \n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\nREGISTER HERE
URL:https://semiwiki.com/event/webinar-when-compute-outruns-data-rethinking-ai-connectivity/
LOCATION:Online
ATTACH;FMTTYPE=image/jpeg:https://semiwiki.com/wp-content/uploads/2026/07/manmeet-walia-headshot-1qlt82ampts1781779974320ampresponsiveampfitconstrainampdproff.jpg
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20260721T090000
DTEND;TZID=America/Los_Angeles:20260721T170000
DTSTAMP:20260528T213539Z
CREATED:20260528T213539Z
LAST-MODIFIED:20260528T213539Z
UID:369752-1784624400-1784653200@semiwiki.com
SUMMARY:LucidShape User Group Meeting - North America
DESCRIPTION:About this event\nJoin us for our annual LucidShape User Group Meeting— This year’s meeting brings together the LucidShape community for a day of insights\, innovation\, and collaboration. Whether you’re focused on automotive lighting\, simulation workflows\, or advanced design techniques\, you’ll gain practical knowledge you can apply right away. \nWhat You’ll Experience \n\nLatest LucidShape Innovations\nDiscover new features and capabilities designed to enhance your optical design workflows.\nReal-World Applications\nExplore how LucidShape is used across lighting design applications—from concept to validation.\nTechnical Deep Dives\nLearn more about simulation methods\, modeling accuracy\, and performance optimization.\nNetworking Opportunities\nConnect with fellow users\, industry peers\, and the Keysight team.\n\n\n\n\n\n\n\nWho should attend this event?\nThis event is ideal for: \n\nOptical and lighting design engineers\nSimulation and modeling specialists\nAutomotive lighting professionals\nAnyone looking to deepen their expertise in LucidShape\n\nAttendance is free\, but space is limited. Secure your place today and join us in Novi for a valuable day of learning and connection. \n\n\n\nREGISTER HERE
URL:https://semiwiki.com/event/lucidshape-user-group-meeting-north-america/
LOCATION:Novi\, MI\, Novi\, MI\, Novi\, MI\, United States
ATTACH;FMTTYPE=image/png:https://semiwiki.com/wp-content/uploads/2026/05/Screenshot-2026-05-28-143457.png
END:VEVENT
END:VCALENDAR