BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//SemiWiki - ECPv6.16.5//NONSGML v1.0//EN
CALSCALE:GREGORIAN
METHOD:PUBLISH
X-WR-CALNAME:SemiWiki
X-ORIGINAL-URL:https://semiwiki.com
X-WR-CALDESC:Events for SemiWiki
REFRESH-INTERVAL;VALUE=DURATION:PT1H
X-Robots-Tag:noindex
X-PUBLISHED-TTL:PT1H
BEGIN:VTIMEZONE
TZID:America/Los_Angeles
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:20250309T100000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:20251102T090000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:20260308T100000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:20261101T090000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:20270314T100000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:20271107T090000
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTART;TZID=America/Los_Angeles:20260714T090000
DTEND;TZID=America/Los_Angeles:20260714T100000
DTSTAMP:20260630T042836Z
CREATED:20260630T042836Z
LAST-MODIFIED:20260630T042836Z
UID:370775-1784019600-1784023200@semiwiki.com
SUMMARY:Webinar: Scaling Compute Connectivity with PCIe and CXL: Chip-to-Chip and Emerging Architectures
DESCRIPTION:Featured Speakers:\n\nRichard Solomon\, Senior Staff Technical Product Manager\, Synopsys\nRon Lowman\, Staff Product Manager\, Synopsys\n\nHeterogeneous compute platforms are driving new requirements for connectivity across increasingly complex system architectures. This webinar explores how PCIe and CXL can be used to provide efficient and high-performance chip-to-chip connectivity\, across host-to-memory\, host-to-networking\, host-to-host\, and host-to-accelerator designs in conjunction with popular die-to-die technologies. We will examine key physical\, application\, and protocol interface considerations\, and how interface IP choices impact latency\, power\, cost\, and scalability. The session will also highlight emerging use cases across accelerators\, SSDs\, CPU-to-CPU communication\, and multi-die or disaggregated platforms including the rapidly evolving ecosystems.  Attendees will gain practical insight into selecting and deploying the right interface IP to optimize system performance and prepare for next-generation scalable compute architectures. \nWhat You’ll Learn:\n\nKey chip-to-chip architectures and how interface IP enables scalable system design\nDifferences between physical\, application\, and protocol interfaces—and their impact on integration\nHow emerging use cases like accelerators\, SSDs\, and multi-die systems are shaping IP and connectivity decisions\nTradeoffs between PCIe\, CXL\, and other interface IP for performance\, power\, and latency\n\nREGISTER HERE
URL:https://semiwiki.com/event/webinar-scaling-compute-connectivity-with-pcie-and-cxl-chip-to-chip-and-emerging-architectures/
LOCATION:Online
ATTACH;FMTTYPE=image/jpeg:https://semiwiki.com/wp-content/uploads/2026/06/SNPS-216408-PCIe-and-CXL-Webinar-Ad-1200x1200px-1.jpeg
END:VEVENT
END:VCALENDAR