DVCon U.S.
The Design and Verification Conference (DVCon) is the leading event covering the application of languages, tools and intellectual property for the design and verification of electronic systems and integrated circuits. …
Loading view.
Ongoing
Failure and Yield Analysis
Portland, OregonMillions of dollars wasted. Lost competitive advantage. Idle manufacturing lines and customer frustrations. These are the all-too-common consequences of semiconductor failures. In today's economy, competent failure analysts are vital to solve …
$2,095
Advanced CMOS/FinFET Fabrication
Semiconductor and integrated circuit developments continue to proceed at an incredible pace. For example, today’s microprocessor chips have one thousand times the processing power of those a decade ago. These …
ANSYS Discovery SpaceClaim: Latest Updates in ANSYS 2020 R1
March 4, 2020 11:00 AM (EST) Venue: Online ANSYS 2020 R1 introduces exciting new updates for ANSYS Discovery SpaceClaim. This will empower users to perform autoskin operations on open faceted …
Continue reading "ANSYS Discovery SpaceClaim: Latest Updates in ANSYS 2020 R1"
How to Design and Validate with AEC Grade 0
March 4, 2020 12:00PM - 13:00PM (EST) Venue: Online As the automotive industry undergoes radical transformation with electrification and autonomy, there is an increasing need for semiconductor devices that last …
Continue reading "How to Design and Validate with AEC Grade 0"